

REMARKS

The Office Action dated February 9, 2006, has been received and carefully considered. In this response, claim 17 has been amended. Entry of the amendment to claim 17 is respectfully requested. Reconsideration of the outstanding rejections in the present application is also respectfully requested based on the following remarks.

I. THE ALLOWANCE OF CLAIMS 1-16 AND 20-22

Applicant notes with appreciation the indication on page 2 of the Office Action that claims 1-16 and 20-22 have been allowed.

II. THE INDEFINITENESS REJECTION OF CLAIMS 17-19

On page 2 of the Office Action, claims 17-19 were rejected under 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the invention. This rejection is hereby respectfully traversed.

The Examiner asserts that it is not clear which steps are recited in claim 13 since claim 13 is an apparatus claim.

Claim 17 has been amended to change its dependency to claim 14, which is a method claim.

In view of the foregoing, it is respectfully requested that the aforementioned indefiniteness rejection of claims 17-19 be withdrawn.

III. CONCLUSION

In view of the foregoing, it is respectfully submitted that the present application is in condition for allowance, and an early indication of the same is courteously solicited. The Examiner is respectfully requested to contact the undersigned by telephone at the below listed telephone number, in order to expedite resolution of any issues and to expedite passage of the present application to issue, if any comments, questions, or suggestions arise in connection with the present application.

To the extent necessary, a petition for an extension of time under 37 CFR § 1.136 is hereby made.

Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to Deposit Account No. 50-0206, and please credit any excess fees to the same deposit account.

Patent Application
Attorney Docket No.: RA317.P.US
Client Reference No.: 57941.000024

Respectfully Submitted,

Hunton & Williams LLP

By: 

Thomas E. Anderson

Registration No. 37,063

TEA/vrp

Hunton & Williams LLP
1900 K Street, N.W.
Washington, D.C. 20006-1109
Telephone: (202) 955-1500
Facsimile: (202) 778-2201

Date: May 4, 2006

APPENDIX A

1 (Original). A circuit comprising:

a differential amplifier for receiving a differential input signal and generating a differential output signal;

a comparator for generating an adjustment signal based at least in part upon the differential output signal; and

a current controller for controlling current steering and at least one offset current in the differential amplifier based at least in part upon the adjustment signal and a current steering control signal.

2 (Original). The circuit of claim 1, wherein the differential amplifier comprises a first differential transistor pair and a second differential transistor pair, and the current controller steers current to at least one of the first and second differential transistor pairs.

3 (Original). The circuit of claim 2, wherein the current controller steers current to both the first and second differential transistor pairs.

4 (Original). The circuit of claim 2, wherein the current controller controls an amount of offset current in at least one

of the first differential transistor pair and the second differential transistor pair.

5 (Original). The circuit of claim 1, wherein the differential output signal comprises complementary positive and negative output signal components, and the comparator compares the difference between the positive and negative output signal components.

6 (Original). The circuit of claim 1, wherein the differential input signal is a differential multi-PAM input signal.

7 (Original). The circuit of claim 1, further comprising:

a differential input multiplexer for selecting between a differential input voltage signal and at least one differential reference signal for the differential input signal.

8 (Original). The circuit of claim 7, wherein the at least one differential reference signal comprises at least one of a differential zero voltage reference signal and a differential twist voltage reference signal.

9 (Original). The circuit of claim 8, wherein the current

controller also receives a select signal for enabling the current controller when the differential input multiplexer selects the differential twist voltage reference signal for the differential input signal.

10 (Original). The circuit of claim 8, wherein the current controller also receives a select signal for enabling the current controller when the differential input multiplexer selects the differential zero voltage reference signal for the differential input signal.

11 (Original). The circuit of claim 7, wherein control of the at least one offset current is disabled when the differential input multiplexer selects the differential input voltage signal for the differential input signal.

12 (Original). The circuit of claim 7, wherein control of a tail current component of the differential amplifier is disabled when the differential input multiplexer selects the differential input voltage signal for the differential input signal.

13 (Original). The circuit of claim 7, wherein the differential input voltage signal is a differential multi-PAM input voltage

signal.

14 (Original). A method for reducing the effect of random mismatches in circuit components in a differential amplifier, the method comprising the steps of:

applying a differential zero voltage reference signal to an input of the differential amplifier;

adjusting at least one offset current component of the differential amplifier until a differential output voltage from an output of the differential amplifier is equal to zero;

~~applying a differential twist voltage reference signal to the input of the differential amplifier; and~~

adjusting tail current components of the differential amplifier until a differential output voltage from an output of the differential amplifier is equal to zero.

15 (Original). The method of claim 14, further comprising the step of:

setting the value of a current steering variable signal to zero before adjusting the at least one offset current component of the differential amplifier.

16 (Original). The method of claim 14, further comprising the

step of:

setting the value of a current steering variable signal to a predetermined value before adjusting tail current components of the differential amplifier.

17 (Currently Amended). The method of claim 14, further comprising the step of:

repeating at least some of the steps recited in claim ~~13~~14 until the adjustments to the at least one offset current component and the tail current components are not significant.

18 (Original). The method of claim 17, further comprising the steps of:

applying a differential input voltage signal to the input of the differential amplifier; and

adjusting current steering in the differential amplifier until a desired twist voltage is achieved.

19 (Original). The method of claim 18, wherein the differential input voltage signal is a differential multi-PAM input voltage signal.

20 (Original). At least one signal embodied in at least one

carrier wave for transmitting a computer program of instructions configured to be readable by at least one processor for instructing the at least one processor to execute a computer process for performing the method as recited in claim 14.

21 (Original). At least one processor readable carrier for storing a computer program of instructions configured to be readable by at least one processor for instructing the at least one processor to execute a computer process for performing the method as recited in claim 14.

22 (Original). A differential amplifier comprising:

means for applying a differential zero voltage reference signal to an input of the differential amplifier;

means for adjusting at least one offset current component of the differential amplifier until a differential output voltage from an output of the differential amplifier is equal to zero;

means for applying a differential twist voltage reference signal to the input of the differential amplifier; and

means for adjusting tail current components of the differential amplifier until a differential output voltage from an output of the differential amplifier is equal to zero.